MAT LAB & VLSI PROJECTS LIST

S. No.	CODE	Project Title			
	IMAGE PROCESSING				
1	LSDIP001	Histogram of Oriented Lines for Palm Print Recognition			
2	LSDIP002	QR Images: Optimized Image Embedding in QR Codes			
3	LSDIP003	A DCT Approximation with Low Complexity for Image Compression			
4	LSDIP004	A new filter for removal of salt and pepper noise			
5	LSDIP005	A New Retrieval Method Based on YUV Color Information for Digital Libraries			
6	LSDIP006	Automatic License Plate Recognition (ALPR): A State-of-the-Art Review			
7	LSDIP007	Data hiding using Steganography			
8	LSDIP008	Dual Transform Based Steganography Using Wavelet Families and Statistical Methods			
9	LSDIP009	Effective Watermarking Algorithm to Protect Electronic Patient Record Using Image Transform			
10	LSDIP010	Evaluating Image Steganography Techniques: Future Research Challenges			
11	LSDIP011	Hiding Secret Image in Video			
12	LSDIP012	Image Compression Using Lifting Based Wavelet Transform Coupled With SPIHT Algorithm			
13	LSDIP013	Image Retrieval using Both Color and Texture Features			
14	LSDIP014	Image Steganography in DWT Domain using Double Stegging with RSA Encryption			
15	LSDIP015	Multi Secure and Robustness for Medical Image Based Steganography Scheme			
16	LSDIP016	Performance Evaluation of Traditional And Adaptive Lifting Based Wavelets With SPIHT for LOSSY Image Compression			
17	LSDIP017	Properties of Digital Image Watermarking			
18	LSDIP018	Robust Watermarking of AES Encrypted Images For DRM Systems			
19	LSDIP019	Securing Information Using Steganography			
20	LSDIP020	Security Attacks on the Wavelet Transform and Singular Value Decomposition Image watermarking			
21	LSDIP021	Speech Steganography using LSB coding analysis			
22	LSDIP022	SPIHT Algorithm Combined with Huffman Encoding			
23	LSDIP023	Voice Verification System Using Wavelets			
24	LSDIP024	Mining Weakly Labeled Web Facial Images for Search-Based Face Annotation			
25	LSDIP025	Latent Fingerprint Matching Using Descriptor-Based Hough Transform			
26	SBIMP04	Phase Adaptive Super Resolution of Mammographic Images Using Complex Wavelets			
27	SBIMP07	Image Quality Assessment Based on Multi Scale Geometric Analysis			
28	SBIMP10	Image Segmentation via Spline Regression			
29	SBIMP18	Morphological Background detection			
30	SCIMP03	High Resolution Cerebral Blood Flow Imaging by Registered Laser Speckle Contrast Analysis			
31	SCIMP05	Scanned Compound Document Encoding Using Multiscale Recurrent Patterns			
32	SCIMP07	Tracking and Activity Recognition Through Consensus in Distributed Camera Networks			
33	SCIMP08	Turbo Pixel Segmentation Using Eigen Image			
34	SCIMP12	Image Segmentation by MAP ML Estimations			

CONTACT: ARUNKUMAR (040-40274843, 9533694296)
MAIL ID: logicsystemsprojects@gmail.com
WEBSITE: www.logicsystems.org.in

MAT LAB & VLSI PROJECTS LIST

SCIMP17		T =			
SCIMP20	35	SCIMP14			
SCIMP21	36	SCIMP17			
Scimp22	37	SCIMP20			
SCIMP22	38	SCIMP21			
40 SCIMP25 Upper surface of the diaphragm estimate using 3D CT Images	39	SCIMP22			
SCIMP27	40	SCIMP25			
SCIMP28	41	SCIMP27			
SCIMP29 Face Detection using Adaboost Algorithm	42	SCIMP28			
SCIMP30 Boundary Detection in Medical Images Using Edge Following Algorithm Based on Intensity Gradient and Texture Gradient Features	43	SCIMP29			
SDIMP09 Boundary Detection in Medical Images Using Edge Following Algorithm Based on Intensity Gradient and Texture Gradient Features	44	SCIMP30			
Multichannel Image Registration by Feature Based Information Fusion	45	SDIMP09	Boundary Detection in Medical Images Using Edge Following Algorithm Based on		
SCDSP01 Energy Efficient Multi Object Tracking in Sensor Networks	46	SDIMP11			
SCDSP01 Energy Efficient Multi Object Tracking in Sensor Networks					
48 SCDSP02 Cooperative Diversity of Spectrum Sensing for Cognitive Radio Systems 49 SDDSP01 QR Decomposition-Based Matrix Inversion for High Performance Embedded MIMO Receivers COMMUNICATION 50 SBCM01 Communication coverage for wireless passive networks 51 SCCM13 Channel Coding for High Speed Links: a Systematic Look at Code Performance and System Simulation 52 SCCM14 Training Design for Repetitive Slot based CFO Estimation in OFDM 53 SDCM03 Symbol-Level Synchronization and LDPC Code Design for Insertion/Deletion Channels 54 SDCM04 Optimized Differential GFSK Demodulator 55 SDCM06 Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels CORE VLSI 56 SBVL01 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations 57 SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture 58 SCVL01 On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits 59 SCVL03 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver 60 SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture 61 SCVL11 A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System 62 SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures 63 SDVL01 Accumulator Based 3-Weight Pattern Generation (Testing)	47	SCDSP01			
SDDSP01 QR Decomposition-Based Matrix Inversion for High Performance Embedded MIMO Receivers COMMUNICATION SBCM01 Communication coverage for wireless passive networks Channel Coding for High Speed Links: a Systematic Look at Code Performance and System Simulation SCCM13 Channel Coding for High Speed Links: a Systematic Look at Code Performance and System Simulation SCCM14 Training Design for Repetitive Slot based CFO Estimation in OFDM SDCM03 Symbol-Level Synchronization and LDPC Code Design for Insertion/Deletion Channels SDCM04 Optimized Differential GFSK Demodulator CORE VLSI CORE VLSI A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL01 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver 60 SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures Accumulator Based 3-Weight Pattern Generation (Testing)					
COMMUNICATION			QR Decomposition-Based Matrix Inversion for High Performance Embedded MIMO		
50SBCM01Communication coverage for wireless passive networks51SCCM13Channel Coding for High Speed Links: a Systematic Look at Code Performance and System Simulation52SCCM14Training Design for Repetitive Slot based CFO Estimation in OFDM53SDCM03Symbol-Level Synchronization and LDPC Code Design for Insertion/Deletion Channels54SDCM04Optimized Differential GFSK Demodulator55SDCM06Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels56SBVL01A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations57SBVL04A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture58SCVL01On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits59SCVL03A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver60SCVL08A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture61SCVL11A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System62SCVL17Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures63SDVL01Accumulator Based 3-Weight Pattern Generation (Testing)					
SCCM13 Channel Coding for High Speed Links: a Systematic Look at Code Performance and System Simulation	50	SRCM01			
System Simulation 52 SCCM14 Training Design for Repetitive Slot based CFO Estimation in OFDM 53 SDCM03 Symbol-Level Synchronization and LDPC Code Design for Insertion/Deletion Channels 54 SDCM04 Optimized Differential GFSK Demodulator 55 SDCM06 Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels CORE VLSI 56 SBVL01 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations 57 SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture 58 SCVL01 On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits 59 SCVL03 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver 60 SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture 61 SCVL11 A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System 62 SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures 63 SDVL01 Accumulator Based 3-Weight Pattern Generation (Testing)					
SDCM03 Symbol-Level Synchronization and LDPC Code Design for Insertion/Deletion Channels SDCM04 Optimized Differential GFSK Demodulator SDCM06 Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels CORE VLSI A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL01 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver CORE VLSI A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations Computations A SCVL01 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL03 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures A SDVL01 Accumulator Based 3-Weight Pattern Generation(Testing)	51	SCCM13			
SDCM04 Optimized Differential GFSK Demodulator Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels CORE VLSI A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL01 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures Accumulator Based 3-Weight Pattern Generation (Testing)	52	SCCM14	Training Design for Repetitive Slot based CFO Estimation in OFDM		
SDCM04 Optimized Differential GFSK Demodulator SDCM06 Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels CORE VLSI SBVL01 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures Accumulator Based 3-Weight Pattern Generation (Testing)	E2	CDCM02			
SDCM06 Coded Free-Space Optical Links over Strong Turbulence and Misalignment Fading Channels CORE VLSI SBVL01 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL03 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures SCVL17 Accumulator Based 3-Weight Pattern Generation (Testing)	33				
CORE VLSI SBVL01 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture SCVL11 A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures SCVL01 Accumulator Based 3-Weight Pattern Generation (Testing)	54	SDCM04	Optimized Differential GFSK Demodulator		
SBVL01 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System SCVL11 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures SCVL01 Accumulator Based 3-Weight Pattern Generation (Testing)	55	SDCM06			
Computations SBVL04 A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits SCVL01 Circuits A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System SCVL11 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures SCVL17 Accumulator Based 3-Weight Pattern Generation (Testing)			CORE VLSI		
57SBVL04A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture58SCVL01On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits59SCVL03A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver60SCVL08A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture61SCVL11A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System62SCVL17Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures63SDVL01Accumulator Based 3-Weight Pattern Generation (Testing)	56	SBVL01			
58SCVL01On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits59SCVL03A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver60SCVL08A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture61SCVL11A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System62SCVL17Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures63SDVL01Accumulator Based 3-Weight Pattern Generation (Testing)	57	SBVL04	^		
60 SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture 61 SCVL11 A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System 62 SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures 63 SDVL01 Accumulator Based 3-Weight Pattern Generation (Testing)	58		On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan		
60 SCVL08 A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-Box Architecture 61 SCVL11 A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System 62 SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures 63 SDVL01 Accumulator Based 3-Weight Pattern Generation (Testing)	59	SCVL03	A Multibank Memory-Based VLSI Architecture of DVB Symbol De-inter Leaver		
61 SCVL11 A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System 62 SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures 63 SDVL01 Accumulator Based 3-Weight Pattern Generation (Testing)					
62 SCVL17 Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix Tree Architectures 63 SDVL01 Accumulator Based 3-Weight Pattern Generation(Testing)	61		A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue		
63 SDVL01 Accumulator Based 3-Weight Pattern Generation(Testing)	62	SCVL17	Field Programmable Gate Array Prototyping of End Around Carry Parallel Prefix		
	63	SDVL01			
		SDVL11	Fixed-State Tests for Delay Faults in Scan Designs		

CONTACT: ARUNKUMAR (040-40274843, 9533694296)
MAIL ID: logicsystemsprojects@gmail.com
WEBSITE: www.logicsystems.org.in

MAT LAB & VLSI PROJECTS LIST

	1				
65	SDVL13	Mapping Multi-Domain Applications Onto Coarse-Grained Reconfigurable			
0.5	30,612	Architectures.			
	IMAGE PROCESSING				
66	SBVL09	Spread Spectrum Image Watermarking with Digital Design			
67	SBVL13	A Compact AES Encryption Core on Xilinx FPGA			
68	SCVL24	An Improved RC6 Algorithm with the Same Structure of Encryption and Decryption			
COMMUNICATION					
69	SBVL17	A New Low Power Test Pattern Generator Using a Variable-Length Ring Counter			
70	SBVL20	Fault Secure Encoder and Decoder for Nano Memory Applications			
71	SCVL26	New Architectural Design of CA-Based Codec			
72	SCVL28	Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI			
		Implementation			
73	SDVL20	Design of an Error Detection and Data Recovery Architecture for Motion Estimation			
		Testing Applications			

